

NOTE: This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use

and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other

attention-getting outline).

Ltr	REVISIONS		DATE	INITIALS
В	RETYPED. PCO 40-12534.	S S	8-3-82	B. Shatton
<u> </u>				
Model No.	Stock No.			
	98629 IRS	I		
Description		Date	•	
Ву	ALAN NELSON	Sheer		of 27
Supersedes 9320-3246		Draw	ing No. A-986	29-90302-1



98629-90302-1 Firmware Internal Reference Specification

PURPOSE

This document is a guide to the design and implementation of the firmware on the 98629A interface card, known as "THEODORE".

SCOPE

This document is not intended to be a complete description of the firmware on the 98629A. It is a AID to understanding the workings of the firmware. The code listing contains many comments and notes which explain some details about the firmware.

TABLE OF CONTENTS

I.	Powerup/Reset
II.	Idle loop 6
III.	Receive9
IV.	SIO Interrupts13
v.	Transmit
VI.	Exec Command24

					Υ				
•				MODEL	STK NO				
•				98629 IRS					
				Alan Nelson	DATE	7-2	1-82		
	SEE PAGE	1 FOR REV.		APPO B. Drayton		2		27	_
LTR	PC NO	APPROVED	DATE	APPO J. LICAY TON	SHEET		OF		
		REVISIONS		SUPERSEDES	DWG NO	A-98	8629-903	302-1	



98629A IRS -- POWERUP/RESET

Powerup code:

- 1. ROM verification
 - a. calculate logical redundancy checksum (LRC); try to generate error if bad
- 2. RAM verification
 - a. do checkerboard test; generate error if failure
 failure if:
 - -- memory doesn't contain what is written
 - -- memory doesn't reside at correct addresses
- 3. CPU initialization
 - a. Initialize stack pointer
 - b. Set the interrupt vector register
 - c. Set the interrupt mode
- 4. Read default switches and set modem drivers
 - a. read node address from switches and store in RAM
 - b. clear RESET latch
 - c. select external clock
- 5. Peripheral verification and initialization

				MODEL	STK NO				-1
				98629 IRS		. *		1	
				"Alan Nelson		DATE	7-21-82		
	SEE PAGE	1 FOR REV.		APPO B. Fratton			3		27
LTR	PC NO	APPROVED	DATE	APPO J. Goldfon	<u> </u>	SHEET NO	1 00/00	OF O	
		REVISIONS		SUPERSEDES		DWG NO	A-98629-	9030	12-1



98629A IRS -- POWERUP/RESET

- a. reset CTC channels and set up CTC interrupt vector
- b. set CTC channel to interrupt, and verify that it interrupts after minimum time
- c. reset SIO channels
- d. set up SIO channels
- e. verify all status registers in SIO
- f. test semaphore for functionality then leave it set.

Common powerup/reset code:

- 6. Test hooks
 - a. allow SA test interrupt
 - b. allow execution of downloaded code
- 7. Set up data structures
 - a. clear RAM
 - b. initialize buffer pointers
 - c. set up the data structures descriptor
 - d. initialize alternate registers/SIO for data reception
 - e. initialize COMMAND, ERROR_CODE, DSDP, etc.

				98629 IRS	TK NO	
-				Alan Nelson	7-21-82	
	SEE PAGE	1 FOR REV.		APPO / Dradton	L.	27
2	PC NO	APPROVED	DATE	APPO / STEEL / BR	DWG NO A-98629-9030	12 1
)-006-I	REVISIONS		SUPERSEDES	DWG NO A-90029-9030	/Z-I



98629A IRS -- POWERUP/RESET

- 8. Signal test complete to mainframe
 - a. if powerup, give error interrupt with ERROR_CODE=0 if no error, with ERROR_CODE=6 if self-test error
 - b. clear semaphore

				MODEL	STK NO		
				98629 IRS			
	32 3 3 4 3			_{av} Alan Nelson	DAT	7-21-82	
	SEE PAGE	FOR REV.		APPO B Draston		۲ (of 27
LTR	PC NO	APPROVED REVISIONS	DATE	SUPERSEDES		G NO A-98629-	· · · · · · · · · · · · · · · · · · ·



98629A IRS -- IDLE LOOP

Idle loop

Functions performed in idle loop:

- -- check response queue (RESP_QUEUE) for any packet responses (UA, RR, RCR) to be transmitted
- -- check control queue (CTRL_QUEUE) for any connection request packets (SABMs) to be transmitted
- -- check the COMMAND register for control/status commands
- -- check Rx buffer for amount of room available for packet reception; update RX_ROOM and alternate registers
- -- if data has been received, update the Rx data and control fill pointers (FPs); interrupt mainframe if enabled
- -- monitor Tx data and control FPs for appearance of data and/or control blocks

IDLE:

VAR CTL BLOCK: BOOLEAN; (* indicates presence of a TX ctrl block*)
RX_ROOM: 0 .. 2047; (* count of available bytes in Rx buffer *)
RX_SIZE: 2048 (* size of Rx data buffer *)
RX_BYTE COUNT: 1 .. 256; (* B' register in CPU *)
RX_BLOCK_COUNT: 0 .. 7; (* number of 256 byte blocks avail in Rx buffer *)

begin (* idle loop *)

CTL_BLOCK:=FALSE;

RX_ROOM:=RAMSIZE-1;

RX_BYTE_COUNT:= RX_ROOM MOD 256;

RX_BLOCK_COUNT:=RX_ROOM_DIV 256;

		•		MODEL	STK NO
				98629 IRS	
1				Alan Nelson	7-21-82
	SEE PAGE	I FOR REV.		BY	DATE 6 27
TR	PC NO	APPROVED	DATE	APPO Strattor	SHEET NO OF
		REVISIONS		SUPERSEDES	A-98629-90302-1



98629A IRS -- IDLE LOOP

```
while true do
     begin
          CHECK RESP QUEUE (* check for responses to be transmitted *)
          if CTRL QUEUE FILL<>CTRL QUEUE EMPT then
               begin
                    SABM DEST:=CTRL QUEUE EMPT^;
                    CTRL QUEUE FILL:=CTRL QUEUE EMPT+1:
                    if CTRL QUEUE EMPT=CTRL QUEUE END then (*do wrap*)
                         CTRL QUEUE EMPT:=CTRL QUEUE
                    if SEQ TAB(SABM DEST) then
                         TX SABM(SABM DEST) (* Tx a SABM *)
               end (* CHECK CTRL QUEUE *)
          CHECK COMMAND (* check for control/status commands *)
                                           (* Rx EP has moved *)
          if RX EP<>RXDATABUFF EMPT then
               begin
                    RX EP:=RXDATABUFF EMPT
                    if RXDATABUFF EMPT<>RXDATABUFF FILL then
                         INT DRIVERS (READ AVAIL INT) (* intr. MF *)
               end;
          RX ROOM:=(RX SIZE+RXDATABUFF EMPT-1+RX FP INV) MOD RX SIZE;
               (* space avail in RXDATABUFF is RX ROOM; RX_FP_INV is
                   2's complement of working Rx FP (RX FP) *)
          RX BYTE COUNT := RX ROOM MOD 256; (* init reg. B' *)
          RX BLOCK COUNT:= RX ROOM DIV 256; (* init reg. D' *)
          if RX BYTE COUNT := 0 then
              RX BLOCK COUNT := RX BLOCK COUNT -1; (* B'=0 means
                   RX BYTE COUNT=256, so \overline{b}lock count is decremented *)
          if RX AVAIL then
                              (* Rx data is available *)
                         begin
                              RX AVAIL := false
                              RXDATABUFF FILL:=RX FP;
                             - RXCTRLBUFF FILL:=RX CTRL FP;
                              INT DRIVERS (READ AVAIL INT)
                         end;
```

				MODEL TOS	STK NO			
1				98629 IRS				
			*.	Alan Nelson		DATE	7-2-182	
	SEE PAGE	1 FOR REV.		APPO B. Thaton			7	27
TR	PC NO	APPROVED	DATE	APPD J. J. M. M. M. J. DW		SHEET NO	0F	
		REVISIONS		SUPERSEDES		DWG NO	A-98629-9	0302-1



```
98629A IRS -- IDLE LOOP
```

```
CTRL BLOCK IN TX; (* check for Tx control blocks *)
     if CTL BLOCK then
          begin
                              (* consume the Tx control block *)
                GETCTRLBLK
                if COMMAND= 101 then (* is a CLEAR command *)
                     SEND ERROR (REG ADDR BAD); (* give error;
                                CLEAR command must be queued *)
                else
                     EXEC CTRL BLOCK
          end (* Tx ctrl block executer *)
     else
          TEMP:=TXDATABUFF FILL-TXDATABUFF EMPT (* # bytes in Tx
          buffer; may be negative if wrapped *)
if TEMP =< TXDATABUFF_EMPT then (* buffer is wrapped *)</pre>
                TEMP:=TXDATABUFF FILL+TXDATASIZE
          if TEMP >=TXDATASIZE-2 then (*too many chars w/o term*)
                begin
                     TX DATABUFF EMPT:=TX DATABUFF_FILL; (*empty
                         the Tx buffer*);
                     SEND_ERROR (NO TERMINATOR)
                end;
     end (* Tx ctrl block handler *)
end; (* idle loop *)
```

				98629 IRS	STK NO	····			
				_{sy} Alan Nelson		DATE	7-21-282	?	
	SEF PAGE	1 FOR REV		APPO D. That Ton			8		27
LTR	PC NO	APPROVED	DATE	APPO J. TR. R. TON		SHEET NO		OF O	
	0.006 1	REVISIONS		SUPERSEDES		DWG NO	A-98629-	و٥٧.	02-1



98629A IRS -- RECEIVE

Receive

When data is received by SIO Channel A, and the destination address matches my node address, the SIO will interrupt and generate a vector which branches to a routine called RECEIVE. The interrupt cause is "Rx character available". It's interrupt vector is seventh in the vector table.

RECEIVE has a few things to do before it gets going. These tasks are as follows:

- 1. Save CPU status (flags and accumulator).
- 2. Read the first byte from the SIO (which is the destination address). This is done quickly, and buys time before SIO RX FIFO overrun.
- 3. Get the parameters in the alternate register set for the block move. These parameters include byte count, source port number, and destination address.
- 4. Enable a watchdog timer on the CTC which will pull the CPU out of its wait state if the receive clock is lost during a data reception block move. Its timeout value is 65536 CPU clock cycles (17.778 milliseconds, or 1778 byte times).
- 5. Read 1 more byte from the SIO quickly; it is the first byte put into the Rx data buffer.
- 6. Give a RETI command to the SIO, and enable interrupts so that reception of the end of message (EOM), which is a Special Receive condition, will interrupt the CPU from its block move instruction.
- 7. Finally, the CPU can begin its block move instructions.

RECEIVE:

		·			
				MODEL	STK NO
				98629 IRS	300.00
\vdash				Alan Nelson	7-211-82
	SEE PAGE	T FOR REV.		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DATE 7 22 3 27
LTR	PC NO	APPROVED -	DATE	APPO / Steel Ton	SHEET NO OF OF OF
		REVISIONS		SUPERSEDES	DWG NO A-98629-90302-1



98629A IRS -- RECEIVE

```
begin
     GET RX PARAMS;
                           (* EXX *)
                          (* EX AF, AF * *)
     SAVE CPU STATUS;
     READ_DEST_ADDR;
                          (* IN A,[SIOA DATA] *)
     ENABLE WD TIMER;
                           (* write a control byte to ch. #0 in CTC *)
                          (* INI, ensure no Rx overrun *)
     READ ONE BYTE;
     WRITE RETI:
                           (* write a 00111000B to SIO ch. A reg #0 *)
     ENABLE INTR;
                           (* EI *)
     if RX \overline{B}YTE COUNT = 0 then
          RX BLOCK COUNT:=RX BLOCK COUNT-1; (* if byte count is now
                zero, block count must be adjusted *)
     repeat
         BLOCK MOVE:
                          (* INIR *)
         RX BLOCK COUNT:= RX_BLOCK_COUNT -1;
     until RX BLOCK COUNT< 0
     RX OVERFLOW:= true:
     THROW_DATA_AWAY; (* wait for SIO interrupt *)
end; (* RECEIVE *)
     The SIO must be enabled to interrupt on Receive Character
Available, and on Special Receive Condition before data is received.
     The registers will contain the following when the Special Receive
Condition interrupt occurs:
     B': byte count for the first block move (RX BYTE COUNT)
     C': SIOA DATA register pointer
     D': block count for the number of blocks that can be written
          to the Rx data buffer (RX BLOCK COUNT)
     HL': pointer to the Rx data buffer
RECEIVE:
                                     4T (* save CPU status, A reg *)
11T (* read 1st byte in Rx FIFO
                AF, AF'
          EX
                A,[SIOA DATA]
          IN
                                     15T before 1st port read *)
```

1				MODEL STK	NO
				98629 IRS	
		1 2 2		Alan Nelson	7-21-82
	SEE PAGE	1 FOR REV.		100	10 27
R	PC NO	APPROVED	DATE	- APPO B. Mayton	SHEET NO OF
		REVISIONS		SUPERSEDES	DWG NO A-98629-90302-1



98629A IRS -- RECEIVE

XOR	A	41 4T
OUT INI	[CTC_0],A (read 1 byte)	11T 13T
		32T

4T (* A=watchdog time const=0 *)
11T (* start watchdog timer *)
13T (* until SIO port is read *)

(* get alt. register set *)

32T between 1st read & 2nd read

3T + shared memory wait (SMW)

LD A, RETI_CMD
OUT [SIOA_CSR], A
EI
JP Z.B IS ZERO

to finish INI
7T (* get 38H to write to SIO *)

11T (* write RETI to SIO *)

EI 4: JP Z,B_IS_ZERO 10:

4T (* enable interrupt from SIO *)

10T (* if B=0, an extra block will

be read if we don't set

D:=D-1*)

MORE_RX_ROOM: INIR

13T (* until SIO port is read *)

45T normally between 2nd & 3rd read

B_IS_ZERO:DEC D
JP P,MORE RX ROOM

4T decrement RX_BLOCK_COUNT 10T loop if more room

59T between 2nd & 3rd reads if the "B IS ZERO" jump was taken

LD H,O
NO_RX_ROOM: IN A,[C]
INC L
JR NO RX ROOM

HL points to ROM throw data away update the LSB of the pointer wait for SIO interrupt

Extensive testing indicates that if interrupts are disabled in the background routine for 51T + 4 SMW (which have an indeterminate probability of occurrence) there are 24T left for reading the 1st byte from the SIO before Rx overrun occurs. Because of the unknown probability of occurrence (and the unknown distribution of lengths of shared memory waits), Rx overrun time is not known exactly. However since it takes 19T + 2 SMW to get to the ISR after the interrupt is sampled true by the CPU, Rx overrun occurs in > 51T+19T+24T or 94T. This should be regarded as a minimum. We know that Rx overrun occurs sometime after 94T, but how much is not known. It is likely that

					langua kalang banggaran banggaran banggaran banggaran banggaran banggaran banggaran banggaran banggaran banggar
				MODEL STK NO	
				98629 IRS	
				Alan Nelson	7-21-82
	SEE PAGE	1 FOR REV.		1 A 1 A	11 27
LTR	PC NO	APPROVED	DATE	APPO D. Hadton	SHEET NO UP
		REVISIONS		SUPERSEDES	DWG NO A-98629-90302-1
830	0-006-L				



98629A IRS -- RECEIVE

actual overrun occurs somewhere around 95T to 98T. Consequently, interrupts in the background should not be disabled for more than 51T + (24T-15T) or 60T + 4 SMW. If the background disable time or the receive data routine is ever changed, it should be tested extensively for Rx overruns.

It is also known that there is a finite probability of Rx overrun if the "B IS ZERO" jump is taken. It will occur if the first byte is received by the SIO near the beginning of the 51T + 4 SMW disable time (calculating RX ROOM in the background), and if the B' register has been set to 1 before data is received. This last condition will only occur if the RXDATABUFF is not empty, and RX ROOM mod 256 = 1. Even if this occurs, the Link Access Protocol will assure that the packet will be re-transmitted 20 times, and one of these re-transmitted packets should be received properly because the RXDATABUFF will be empty by then.

•				MODEL	STK NO
				98629 IRS	1010.00
\dashv				Alan Nelson	7-21-82
\dashv	SEE PAGE	1 FOR REV.		BY	12 27
TR	PC NO	APPROVED	DATE	APPO D. Statton	SHEET NO OF OF
		REVISIONS		SUPERSEDES	A-98629-90302-1



98629A IRS -- SIO INTERRUPTS

There are two interrupt conditions from the SIO that are of interest. These are:

- 1) Channel A Rx character avail (already discussed under RECEIVE)
- 2) Channel A special receive condition
 - -- Rx overrun
 - -- received incorrect CRC
 - -- Rx end of frame

The other six interrupting conditions should not occur so they will not be discussed here. The tasks that must be performed for the implemented interrupts are these:

1) Channel A Rx Character Available

The interrupt service routine for this interrupt is called RECEIVE, and has already been discussed.

2) Channel A Special Receive Condition

The conditions that can generate this interrupt are these:

- -- Rx end of frame
- -- Rx overrun
- -- Received incorrect CRC

These three conditions all occur at the end of a reception of a message packet. The interface will rely on this interrupt to terminate the block move instruction being executed within RECEIVE when the end of frame occurs. The cause for this interrupt can be determined by reading SIO status register 1, where each of the above causes has its own status bit. The first actions, regardless of the cause for

_				MODEL S	STK NO
1				98629 IRS	
				Alan Nelson	DATE 7-21-82
	SEE PAGE	1 FOR REV		APPO B. Shayton	13 22
TR	PC NO	APPROVED	DATE	APPO J- X-PERGION	SHEET NO OF OF
		REVISIONS		SUPERSEDES	DWG NO A-98629-90302-1-



98629A IRS -- SIO INTERRUPTS

the interrupt, will be to disable the watchdog timer and to throw away the return address so that the return from interrupt will return to the background routine and not to RECEIVE. The other actions are determined by the cause of the interrupt:

a. Rx overrun

An interrupt for this reason indicates a failure of the CPU to keep up with the data being received. Location RX_OVR_COUNT is incremented. Any data received prior to the overrun is ignored. It should be noted that the Link Access Protocol's retry mechanism will recover from this error if it occurs.

b. Received incorrect CRC

An interrupt for this reason indicates that data has been corrupted in transmission. The particular location and extent of the bad data is unknown, and since the destination address could be in error, any data received with an incorrect CRC is ignored. Location CRC_ERR_COUNT is incremented. It should be noted that the Link Access Protocol's retry mechanism will recover from this error if it occurs.

c. Rx end of frame

This condition is the normal termination of a received data packet (this is fortunate since the other two ignore the data !). When this interrupt cause occurs, the processor will do the following things:

- -- throw away the return address so that the RETI ending the ISR will not cause the CPU to return to an INIR instruction
- -- check for RXDATABUFF overflow (if there wasn't enough room to hold the whole Rx message RX OVF COUNT is incremented and message is ignored. The Link Access Protocol's retry mechanism will recover from this.)

-	<u></u>			MODEL	STK NO		
				98629 IRS	:		
7				Alan Nelson		7-21-82	
	SEE PAGE	1 FOR REV.		1		1 /L	~ 22
TR	PC NO	APPROVED	DATE	APPO D. LYCAUTO	7/ S	HEET NO	UF
		REVISIONS		SUPERSEDES	0	MG NO A-98629-	90302-1



98629A IRS -- SIO INTERRUPTS

- -- turn off the watchdog timer
- -- back up the buffer pointer past the CRC bytes in the buffer
- -- if the received message is an information packet (I), roll call response (RCR), or an unnumbered information (UI, which are broadcast packets), the message is forwarded to the mainframe and an appropriate response may be queued. If the received message is a response (UA, RCR, or RR), the occurrence is noted and the message is thrown away. If the received message is a connection request (SABM), a response is queued and the message is discarded.
- -- If the message is queued to the mainframe:
 - update RX_FP, the working Rx data buffer fill pointer
 - generate the appropriate control block in the Rx control buffer
 - update RX_CTRL_FP, the working Rx ctrl buffer fill pointer
 - set RX AVAIL true
 - update RX_ROOM & RX_FP_INV
- -- set up interrupt registers for the next reception
- -- restore CPU status as it was before the Rx Character Available Interrupt
- -- enable interrupts
- -- return from interrupt

			the state of				
				MODEL	STK NO	· · · · · · · · · · · · · · · · · · ·	
				98629 IRS			
				Alan Nelson	2.75	7-21-82	27
	SEE PAGE	T FOR REV.	4, 41	6-)1-5.	DATE	, 15 ඉස්රු 29= ම ලි	3 1 22 7
LTR	PC NO	APPROVED	DATE	APPO D. Shad Or	SHEET N		
		REVISIONS		SUPERSEDES	DWG NO	A-98629-90	302-1



```
98629A IRS -- SIO INTERRUPTS
     The algorithm to perform these tasks is this:
SPEC RX INT (BUF PTR);
begin
     STACK POINTER:=STACK POINTER+2; (* throw away the return *)
     if RX OVERFLOW = true then
          RX OVF COUNT := RX OVF COUNT +1;
     else
          begin
               case SIO RR#1 of
                    RX_OVERRUN: RX OVR COUNT:=RX OVR COUNT+1;
                    RX CRC ERROR: CRC ERR COUNT:=CRC ERR COUNT+1;
                    RESIDUE ERROR: CRC ERR COUNT:=CRC ERR COUNT+1;
               case else (* Rx data correctly *)
                    begin
                         INIT CTC:
                        BUF PTR:=BUF PTR-2;
                         if BUF PTR < RXDATABUFF ADDR then
                              BUF_PTR:=BUF PTR+RX SIZE
                         RX COUNT := BUF PTR - RX FP
                         case PACKET TYPE of
                         UA_TYPE, RR_TYPE:
                              begin
                                   ACK MBOX TYPE:=PACKET TYPE:
                                   ACK_MBOX_NODE:=SOURCE_ADDR;
                                   ACK MBOX VALID:=true
                              end (* UA TYPE & RR TYPE *)
                         RC TYPE:
                              WRITE RESP QUEUE (SOURCE_ADDR, RCR_TYPE,
                                   USER SEQ LSB)
                         SABM TYPE:
                              WRITE RESP QUEUE (SOURCE ADDR, UA TYPE)
                              SEQ_TAB.CONNECT [SOURCE ADDR]:=true;
```

				MODEL STK NO	
(98629 IRS	
	SEE PAGE	I FOR REV.		Alan Nelson	7-21-82
				APPO B Hecton	16 27
TR	PC NO	APPROVED	DATE	APPO / Life to the	SHEET NO OF
		REVISIONS		SUPERSEDES	DWG NO A-98629-90302-1



```
98629A IRS -- SIO INTERRUPTS
                     RCR TYPE, UI TYPE:
                          WRITE CTRL BLOCK; (* generate the pointe
                               term, and mode in a Rx ctrl block*)
                     I TYPE:
                       begin
                         if not SEQ TAB.CONNECT[SOURCE ADDR] then
                           begin
                               CTRL QUEUE FILL^:=SOURCE ADDR;
                              CTRL QUEUE FILL:=CTRL QUEUE FILL+1;
                              if CTRL_QUEUE_FILL=CTRL QUEUE END
                                  then CTRL QUEUE FILL := CTRL QUEUE;
                               if CTRL QUEUE FILL=CTRL QUEUE EMPT
                                  then RX OVF COUNT:=RX OVF COUNT+1
                           end (* not connected with node *)
                         else
                           begin
                               Ns:=(TYPE FIELD mod 15)#16;
                              Vr:=SEQ TAB.Vr[SOURCE ADDR];
                              if Vr=Ns then
                                 begin
                                   WRITE CTRL BLOCK;
                                   Vr:=V\overline{r}+1;
                                   SEQ TAB. Vr[SOURCE ADDR]:=Vr;
                                   EXP RESP TYPE:=RR TYPE+Vr;
                                   WRITE RESP QUEUE (EXP RESP TYPE,
                                      SOURCE ADDR)
                                 end (* I packet in sequence *)
                                else
                                 begin
                                   EXP RESP TYPE:=RR TYPE+Vr;
                                   WRITE RESP QUEUE TEXP RESP TYPE,
                                      SOURCE ADDR)
                                   BAD SEQ NODE: = SOURCE ADDR;
                                 end (\frac{\pi}{2} I packet out of sequence \frac{\pi}{2})
                           end (* connected with node *)
                     end (* I packet case *)
                end (* Rx data correctly case *)
INIT ALT REGS; (* get prepared to receive data again *)
RESTORE STATUS:
```

			·.	MODEL	STK NO		
ν.				98629 IRS			
				Alan Nelson		DATE 7-21-82	
	SEE PAGE] FOR REV.		MA		17	27
.TR	PC NO	APPROVED	DATE	APPO DE LEASTON		SHEET NO DF	
		REVISIONS		SUPERSEDES		DWG NO A-98629-903	302-1



98629A IRS -- SIO INTERRUPTS

```
ENABLE_INTR;
     RETURN FROM INTERRUPT
end: (* Special Receive Interrupt *)
WRITE CTRL BLOCK (SOURCE ADDR PTR, BUF PTR, RX_CTRL FP, RX_CTRL EP,
                    RX COUNT);
begin
     RX CTRL FP^:=(RX PTR div 256) mod 128; (*MSB of RX_PTR w/ most
                                    significant bit cleared for M/F*)
     RX CTRL FP:=RX CTRL FP+1;
     RX CTRL FP^:=(RX PTR mod 256); (* LSB of RX PTR *)
     RX CTRL FP:=RX CTRL FP+1;
     RX_CTRL_FP^:=END_DATA_TERM;
     RX CTRL FP:=RX CTRL FP+1;
     RX CTRL FP := END DATA MODE;
     RX CTRL FP:=RX CTRL FP+1;
     if RX CTRL FP=RXCTRLBUFF END then
          RX CTRL FP:=RXCTRLBUFF
                                   (* do wrap *)
     if not \overline{R}X CTRL FP:=RX CTRL EP then (* not overflowed the Rx
                                              ctrl buffer *)
          begin
               TYPE FIELD:=0; (* clear command/type field for M/F *)
               RX_FP:= RX_PTR; (* set working FP *)
               RX FP INV:=-RX FP; (* get 2's complement RX FP *)
               RX AVAIL:= true;
               RX ROOM:=RX ROOM-RX COUNT;
          end (* Rx ctrl buffer not overflowed *)
end: (* WRITE CTRL BUFFER *)
```

		4		MODEL STK NO)
_				98629 IRS	
				. Alan Nelson	DATE 7-21-82
	SEE PAGE	1 FOR REV.			
TR.	PC NO	APPROVED	DATE	APPO D. TRANTON	SHEET NO 18 OF 27
	^	REVISIONS		SUPERSEDES	DWG NO A-98629-90302-1



98629A IRS -- TRANSMIT

Transmit

Data is transmitted by the interface to another GANGLINK node whenever a data packet is given to it by the mainframe. When the control block is generated by the mainframe, and the Tx data buffer fill pointer is moved, the interface will send the data over the link. The tasks performed by the interface are these:

- -- fill in the source address, packet length, & control fields
- -- get a pointer to the first byte in the message packet
- -- enable the transmitter to send flags
- -- monitor CS and do a timeout on it until it goes true
- -- when CS goes true, disable the receiver
- -- calculate the number of bytes to be transmitted, taking wraparound into account
- -- enable the watchdog timer
- -- call the appropriate transmit routine
- -- disable the watchdog timer
- -- enable the receiver if room in the receive buffer
- -- wait the basic waiting time (to enable the receiver(s) to prepare for another reception)
- -- disable the transmitter

				98629 IRS	TK NO			
				Alan Nelson	T.	AVE.	7-21-82	
	SEE PAGE	1 FOR REV.				DATE	10	27
TR.	PC NO	APPROVED	DATE	APPO D. Charton		SHEET NO	OF	
	-	REVISIONS		SUPERSEDES		OWG NO	A-98629-90	0302-1



```
98629A IRS -- TRANSMIT
```

```
This also is described algorithmically thus:
PROCEDURE TRANSMIT (TX FP; TX EP; TX DATA BUFFER);
begin
    TX WRAPPED:=false;
    else
         begin
              TX WRAPPED:=true;
              PACKET SIZE:= TX FP +TXDATABUFF SIZE -TX EP -1;
         end: (* wrapped *)
    if (PACKET SIZE > 767) or (PACKET_SIZE < 5) then
         SEND ERROR (NO TERMINATION);
    PACKET SIZE:=PACKET SIZE+2; (* add 2 for CRC *)
    WRITE INTO TX; (* write source address, packet length *)
    COMMAND FIELD:=I TYPE;
    if TX LEVEL=2 then (* roll call type *)
         COMMAND FIELD:=RC TYPE;
     if DEST ADDR:= 255 then (* broadcast unnumbered info type *)
         COMMAND FIELD:=UI TYPE:
     if COMMAND_FIELD<>I TYPE then
         begin
              TX PACKET: (* transmit the packet *)
              if GOT MISSING CLK then
                   SEND ERROR (MISSING CLK)
         end (* UI & RC type *)
     else (* Tx I packet *)
         begin
              if not SEQ TAB.CONNECTED[SOURCE ADDR] then
                   TX SABM (* transmit an SABM, require UA response*)
              Vr:=SEQ TAB.Vr[DEST ADDR];
              Ns:=SEQ TAB. Vs[DEST ADDR];
              Vs:=Ns+\overline{1};
              SEQ TAB.Vs[DEST ADDR]:=Vs;
              COMMAND BYTE:=VT*32+Ns+16; (* COMMAND BYTE is I type *)
               TXDATABUFF.COMMAND BYTE:=COMMAND BYTE; (* put in packet
```

				MODEL	STK NO
-\. ₋				98629 IRS	
				_{Rv} Alan Nelson	DATE 7-21-82
	SEE PAGE	1 FOR REV.		No to	
LTR	PC NO	APPROVED	DATE	APPO That Ton	
		REVISIONS		SUPERSEDES	$\Delta = 0.000$ $\Delta = 0.000$ $\Delta = 0.000$ $\Delta = 0.000$

ACK MBOX VALID:=false;



```
98629A IRS -- TRANSMIT
```

```
repeat
                    begin
                         TX RETRY COUNT:=MAX RETRIES:
                         TX EP:=TXDATABUFF EMPT:
                         TX PACKET; (* transmit the data *)
                         EXP TYPE:=SEQ TAB.Vs[DEST ADDR] *16+RR TYPE;
                         WAIT FOR RESP(DEST ADDR, EXP TYPE, RX TYPE);
                         if RX TYPE=UA TO DEST then (*reset Vs if he
                                    ::asn't connected to us *)
                               SEQ TAB.Vs[DEST ADDR]:=0;
                         if RX TYPE=EXP TYPE then (* Rx correct RR *)
                              CORRECT RESPONSE:=true
                         else
                               TX RETRY COUNT:=TX RETRY COUNT-1;
                     end (* Tx retry loop *)
               until CORRECT RESPONSE or TX RETRY COUNT=0;
               if not CORRECT RESPONSE then (* retry count exhausted*)
                    if GOT MISSING CLK then (* failed by msg. clock *)
                         SEND_ERROR(MISSING_CLK);
                    else
                         SEND ERROR(LINK ERR NUM); (*data link failure
                    TX EP:=TX FP: (* consume the Tx packet *)
                    SEQ TAB.CONNECT[DEST ADDR]:=false: (* disconnect*)
               TXDATABUFF EMPT:=TX EP mod 32768 (* update EP *)
          end (* Tx I packet *)
end (* TRANSMIT *)
TX PACKET(TX COUNT, TX WRAPPED_FLAG, TX_EP, TX_FP);
begin
     GET CS TRUE(SUCCESS);
     if not SUCCESS then
          SEND ERROR(CTS_FALSE); (* CTS false too long *)
     else
          if not TX_WRAPPED_FLAG then (* Tx not wrapped *)
               begin
                    BLOCK COUNT := TX COUNT div 256;
                    BYTE COUNT:=TX COUNT mod 256;
                    if BYTE COUNT \equiv 0 then
                          BL\overline{O}CK COUNT := BLOCK COUNT - 1;
                    ENABLE WD: (* enable the watchdog timer in the CTC
```

				MODEL	STK NO		
ţ				98629 IRS			
				Alan Nelson	DATE	7-21-82	
	SEE PAGE	1 FOR REV.		APPO B. Heavien		21	. 27
LTR	PC NO	APPROVED	DATE	APPO J. FRENCE	SHEET N	0 0	
		REVISIONS		SUPERSEDES	DWG NO	A-98629-9	0302-1



```
98629A IRS -- TRANSMIT
             case TX_COUNT of
             <257: TX FIRST BYTE;
                   RESET TX_EOM; (* enable intr. at Tx EOM *)
TX_BLOCK; (* Tx up to 255 bytes *)
             >256&<513: TX FIRST BYTE;
                         RESET TX EOM;
                         TX BLOCK:
                         TX BLOCK;
            >512: TX FIRST BYTE:
                   RESET TX EOM:
                    TX_BLOCK;
                    TX BLOCK;
                   TX BLOCK;
            end (* case *)
           INIT CTC:
           if BUFFER PTR=TXDATABUFFEND then
                 BUFFER PTR=TXDATABUFF (* do wrap *)
           TX EP:=BUFFER PTR:
     end (* Tx not wrapped *)
else
     begin (* do wraparound *)
           ENABLE_WD; (* turn on the watchdog timer *)
           TX EP' := TX BUF ADDR;
PACKET SIZE' := TX FP - TX EP';
BLOCK COUNT' := PACKET SIZE' DIV 256;
           BYTE COUNT' := PACKET SIZE' MOD 256;
           if BYTE COUNT' := 0 then
                 BLOCK COUNT' := BLOCK COUNT' -1;
           PACKET SIZE := TX BUF END - TX EP -1;
           BLOCK COUNT := PACKET SIZE DIV 256;
           BYTE COUNT := PACKET SIZE MOD 256;
           if B\overline{Y}TE COUNT = 0 then
                 BLOCK COUNT := BLOCK COUNT - 1;
```

				MODEL	STK NO			
1				98629 IRS				
				ay Alan Nelson		DATE	7-21-82	
LTR	SEE PAGE	1 FOR REV	DATE	APPOS Haston		SHEET NO	22	of 27
		REVISIONS		SUPERSEDES		DWG NO	A-98629-9	0302-1



98629A IRS -- TRANSMIT

(* There is a lengthy case statement here in the actual code which predetermines the transmit routine to use based on BLOCK COUNT, BLOCK COUNT', BYTE COUNT, & BYTE COUNT. See the source code for details. *)

TX_ONE_BYTE;
ENABLE TX EOM;
TX_DATA_BEFORE_WRAP; (* see source code for details
TX_DATA_AFTER_WRAP; (* see source code for details
TX_EP:= BUFFER_PTR;
-INIT_CTC;

end; (* wraparound *)
WAIT_AWHILE; (* wait 800 uS for trailing flags to be sent *)
ENABLE_RX; (* enable the SIO to receive data again *)
DISABLE_TX (* disable the SIO from transmitting flags *)
end; (* TX_DATA *)

•								7
	1			MODEL	TK NO			_
				98629 IRS]
				_{sy} Alan Nelson	DATE	7-21-82		7
	SEE PAGE	1 FOR REV.		A SNO L			^^	7
LTR	PC NO	APPROVED	DATE	APPO De fit auton	SHEET NO	23	of 27	4
-	1	-				1 09620	00202 1	- 1



98629A IRS -- EXEC COMMAND

When the COMMAND register is found to be non-zero, the mainframe is requesting action of some kind from the interface. This action is to be a status response or a control command. Also, when a control block is written, it has the same effect as a control command. The following events take place:

- 1) Read the command from COMMAND
- 2) Execute the command, which may entail the following:
 - a. If the command is a write to a control register (bit 7= 1) the register number is encoded in the least significant bits of the command, and the data to be written is in the DATA_REG. Thus, the processor reads DATA_REG and writes its contents into the control "register". Note that this register may not exist as an actual 8-bit memory location; it's bits may be mapped into different locations. Therefore, the control registers (and status registers) are LOGICAL registers which are managed by the processor on the card.
 - b. If the command is a read from a status register (bit 7= 0) the register number is again encoded in the command. The processor will read the command, get the data requested, and write that data into DATA REG.
- 3) At the end of the execution of either a status or control command, the processor will clear COMMAND as a signal of completion. If the mainframe expects to read data from DATA_REG, this is also a signal that the data is in DATA_REG.

This can be expressed in this manner:

PROCEDURE EXEC CTRL BLOCK (TERM; MODE);

begin

case TERM of:

				MODEL STK NO			
				98629 IRS			
				By Alan Nelson	DATE	7-21-82	
	SEE PAGE	1 FOR REV.		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		2/1	27
TR	PC NO	APPROVED	DATE	APPO B. Thaton			···
		REVISIONS		SUPERSEDES	DWG NO	A-98629-9	0302-1



```
98629A IRS -- EXEC COMMAND
0,2,4,6-11,13-100,102..110,112..119,125..127:
               begin
                     SEND ERROR (REG ADDR ERR)
               end;
         3: begin (* set protocol ID *)
                if MODE <> PROTOCOL ID (which is 3) then
                     SEND ERROR (REG VALUE)
            end;
         5: begin (* transmit terminator *)
               TRANSMIT;
            end:
        12: begin (* set maximum # of Tx retries *)
               MAXRETRIES:= MODE
            end;
       101: begin (* CLEAR *)
             GET ACCESS; (* get access to buffer pointers *)
             RX DATA FP:= RX DATA EP:
             RX_CTRL_FP:= RX_CTRL_EP;
TX_DATA_FP:= TX_DATA_EP;
             TX CTRL FP:= TX CTRL EP;
             RELEASE ACCESS (*release access to pointers *)
             INIT SIOA (* initialize channel A of SIO *)
            end;
       111: begin (* ignore command *)
            end;
       120: begin (* JUMP TO RAM *)
              goto location pointed to by MODE
            end; '
       121: begin (* INT COND MASK *)
             INT COND MASK: = MODE
            end;
```

<u>_</u>				98629 IRS	
				Alan Nelson	DATE 7-21-82
LTR	SEE PAGE	1 FOR REV	DATE	APPO B. Charlon	SMEET NO 25 OF 27
LIM	70,110	REVISIONS	UATE	SUPERSEDES	DWG NO A-98629-90302-1



```
98629A IRS -- EXEC COMMAND
            123: begin (* set magic poke/peek pointer *)
                  POKE_PEEK_PTR:= MODE
                 end;
            124: begin (* magic poke *)
                  POKE_PEEK_PTR^:=MODE
                 end;
end (* CONTROL command *)
EXEC STATUS; (* STATUS command *)
 REGISTER#:= COMMAND; case REGISTER of
              0..2,4,9-11,13-120,122,123,125-127:
               begin
                    SEND_ERROR (REG_RANGE)
               end;
              3: begin (* protocol ID *)
                    DATA REG := PROTOCOL ID
                 end;
              6: begin (* Node address returned *)
                    DATA REG := NODE ADDR *)
                 end;
              7: begin (* CRC error count *)
                    DATA REG := CRC ERR COUNT
                 end;
              8: begin (* Rx overflow count *)
                    DATA REG := RX OVF COUNT
                 end;
             12: begin (* Tx retry counter *)
                    DATA_REG := RETRY_COUNTER
                 end;
```

				MODEL	STK NO	
				98629 IRS	ISIK NU	
7				Alan Nelson	7-21-82	
	SEE PAGE	1 FOR REV.		BUNIT	DATE 26	27
LTR	PC NO	APPROVED	DATE	APPO D. FREETON	SHEET NO 0F	2 4
		REVISIONS		SUPERSEDES	DWG NO A-98629-9030	14-1



				MODEL	STK NO
5,		**		98629 IRS	
		1		Ry Alan Nelson	7-21-82
	SEE PAGE	FOR REV.		2 12/ 4	DATE / PELLOZ
LTR	PC NO	APPROVED	DATE	APPO/). They me	SHEET NO 27 OF 27
-		REVISIONS		SUPERSEDES	DWG NO A-98629-90302-1